

$AD_{15} - AD_0 \rightarrow$  These are the time multiplexed memory I/O address and data lines. address remains on the lines during  $T_1$  state, while data is available on the data bus during  $T_2, T_3, T_4$  and  $T_w$ . Here  $T_1, T_2, T_3, T_4$  and  $T_w$  are the clock states of machine cycle.

$A_{19}/S_6 - A_{16}/S_3 \rightarrow$  These are time multiplexed address & status lines. ~~During  $T_1$~~   $S_6$  always remains a logic 0.

$S_5 \rightarrow$  indicate condition of IF flag bits.

$S_4, S_3 \rightarrow$  Show which segment is accessed during current instruction bus cycle.

$S_4$	$S_3$	function
0	0	Extra Segment
0	1	Stack Segment
1	0	code or no segment
1	1	Data Segment.

The address bits are separated from the status bits using latches controlled by the ALE signals.

$\overline{RD} \rightarrow$  Read signal (active low pin). when this pin is activated  $\rightarrow$  data bus receive data from memory or I/O device for  $RD = 0$ .  $\rightarrow$  high impedance state  $\rightarrow$  during a hold acknowledge

READY  $\rightarrow$  Active High pin.

$\rightarrow$   $\mu p$  enter into wait state & remain idle when Ready = 0

$\rightarrow$  no affect on the operations of  $\mu p = \text{Ready} = 1$ .

INTR : interrupt Request.

$\rightarrow$  used to request a hardware interrupt.

$\rightarrow$  If INTR is held high when  $IF = 1$ ;  $\mu p$  enter interrupt acknowledge cycle (INTA become active)

after current instruction has complete execution.

TEST (BUSY)  $\rightarrow$  tested by WAIT instruction if this pin goes low, then execution will be continued else remains in idle state

NMI  $\rightarrow$  non maskable interrupt.

- similar to INTR except that no check if flag bit
- if NMI is activated : use interrupt vector 2.

RESET  $\rightarrow$  (Active high)

up: reset if RESET held high for a minimum of four clock

CLK (clock) : - provide basic timing for processor operation and bus control activity

VCC (power supply) = +5 V power supply for the operation of the internal circuit.

GND  $\rightarrow$  ground for the internal circuit.

MN /  $\overline{MX}$   $\rightarrow$  the logic level at this pin decides whether the processor is to operate in either minimum (single processor) or maximum (multiprocessor) mode.

$\overline{BHE}/S7$  : Bus high enable.  
 $\rightarrow$  enable most significant data bus bits (D15-D8) during read or write operation.

$\rightarrow$  status of  $S7 \rightarrow$  always a logic 1.  
indication

$\overline{BHE}$	$A0$	whole word
0	0	
0	1	Upper Byte <del>to</del> <sup>from</sup> <del>from</del> <sup>to</sup> address
1	0	Lower Byte <del>to</del> <sup>from</sup> <del>from</del> <sup>to</sup> even address

Minimum Mode PINS None.

$\overline{M}/\overline{IO}$   $\rightarrow$  Select memory or I/O.

$\overline{INTA}$  (interrupt acknowledge)  $\rightarrow$  response to INTR input pin, normally used to gate interrupt vector. no onto data bus.

ALE  $\rightarrow$  This signal indicates the availability of valid address on multiplexed lines & is connected to latch enable  $\pm/p$  of latches.

$\overline{DT/R}$  (Data Transmit/Receive)  $\rightarrow$  This output signal indicates the availability of valid address on the bus. This output is used to decide the direction of data flow through the transceivers (bidirectional buffer). When processor sends out data this signal is high and when processor is receiving data it is low.

$\overline{DEN}$   $\rightarrow$  Data Enable:  $\rightarrow$  This signal indicates the availability of valid data over the address/data bus. It is used to enable the transceivers (bidirectional buffers) to separate the data from the multiplexed address/data signal.

HOLD  $\rightarrow$  When the HOLD line goes high it indicates processor that another master is requesting the bus access.

HOLDA (Hold Acknowledge) After receiving the HOLD request, the processor issues the acknowledge signal on HOLDA pin.

### Maximum Mode Pin

$$MN/\overline{MX} = 0$$

$\overline{S_2}, \overline{S_1}, \overline{S_0}$ : These lines indicate the type of operation carried out by the processor.

$S_2$	$S_1$	$S_0$	Function
0	0	0	Interrupt acknowledge
0	0	1	I/O Read
0	1	0	I/O write
0	1	1	Halt
1	0	0	opcode fetch
1	0	1	Memory read
1	1	0	Memory write
1	1	1	passive

$\overline{RT}/\overline{GT}_1$ ,  $\overline{RO}/\overline{GT}_0$  { request / grant } : - request

DMA.

→ bidirectional, request & grant DMA operation.

→ these pins are used by local bus masters, in maximum mode to force the processor to release local bus at the end of processor <sup>current cycle</sup>.

LOCK (lock output) : → this output pin indicates that other system bus masters will be prevented from gaining the system bus while the LOCK signal is low.

$QS_1$ ,  $QS_0$  → Queue Status.

This bus gives the information about the status of code prefetch queue. there are active high duty CLK cycle after which queue operation is performed.

$QS_1$	$QS_0$	Indication
0	0	No operation
0	1	First byte of opcode from the queue
1	0	Empty queue
1	1	Subsequent byte from queue.

8085

- 1) It is 40 pin IC
- 2) Based on NMOS tech
- 3)  $V_{CC} = +5V$
- 4) operating freq = 3MHz
- 5) It is 8 bit up.
- 6) Address pin = 16,  
data pin = 8
- 7) Max memory that can interface = 64 k Byte
- 8) Flag reg. of 8 bit
- 9) No. of flags  $\rightarrow 5$
- 10) Size of flag register = 8 bit
- 11) Does not support pipelining.
- 12) normal memory concept is used.

8086

- $\rightarrow$  It is 40 pin IC <sup>high speed of MOS technology</sup>
- $\rightarrow$  Based on HMOS technology
- $\rightarrow V_{CC} = 5V$
- $\rightarrow$  operating freq = 5MHz
- $\rightarrow$  it is 16 bit up.
- $\rightarrow$  Address pin = 20, ~~data pin = 16~~  
data pin = 16.
- $\rightarrow$  Max. memory that can interface = 1 MByte.
- $\rightarrow$  Flag reg 16 bit
- $\rightarrow$  No. of flag = 9.
- $\rightarrow$  Size of flag register = 16 bit
- $\rightarrow$  ~~Does not~~ support pipelining.
- $\rightarrow$  Memory Segmentation Concept is used.


# 8086 Interrupts

Date   /  /  

Page     

Interrupt :- the process of interrupting the normal execution of the program to carry out the specific task called interrupt.

## Interrupts



Five interrupts are reserved for special purpose.

07FH → type 5 to type 31 are reserved for future use by processor.

type 32 to 255 are free for user.