

address/status  
A16/S3-A19/S6

Address/data  
A D0-AD15

Memory address & data  
Bus interface

Internal data bus

address conversion  
mechanism address


$$PA = \text{Seg} \times 10 + \text{offset}$$



Instruction  
byte pair  
6 bytes



20  
2 = 1 MB  
Memory



Decoding  
Circuit

ALU (16)

flag  
(16)

Timing &  
Control  
Circuit

Clock &  
Control  
signals



MOV BL, 04  
MOV CL, 05  
ADD BL, CL

~~Explained earlier~~

The complete architecture of 8086 can be divided into the two parts a) Bus interface unit (BIU) & b) Execution unit (EU).

a) BIU → The bus interface unit contains the circuit for physical address calculation & predecoding instruction byte queue (6 bytes long). The BIU consists of 6 bytes long instruction register called queue & four stack segment registers (ES, CS, SS, DS), one instruction pointer (IP) & an address circuit to calculate the 20 bit physical address of a location. This bus interface unit will perform all external bus operations. They are fetching the instructions from memory, read/write data from/into memory or port and also supporting the instruction queue etc. The BIU fetches upto six instruction bytes from memory & store these prefetched bytes in a FIFO register set called queue. When the execution unit is ready for execution of the instruction instead of fetching the byte from the memory, it reads a data byte from queue. The instructions from queue are taken for decoding sequentially. Once a byte is decoded, the queue is rearranged by pushing it out & the queue status is checked for the possibility of next opcode fetch cycle.

EU while the opcode is fetched by BIU, the EU executes the previously decoded instruction. Concurrently, the BIU along with EU thus perform a pipeline. The EU contains the register set of 8086 except segment register & IP. It has 16 bit ALU able to perform arithmetic & logic operations. The 16 bit flag register reflects the

result of execution by the ALU. The decoding unit decodes the opcode bytes issued from the instruction byte queue. The timing & Control unit derives the necessary control signals to execute the instruction opcode received from the queue, depending up on the information made available by the decoding circuit. The execution unit may pass the results to the bus interface unit for storing them in memory.